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Abstract We present a design and implementation of the Thomas algorithm opti-
mized for hardware acceleration on an FPGA, the Thomas Core. The hardware-based
algorithm combined with the custom data flow and low level parallelism available in
an FPGA reduces the overall complexity from 8N down to 5N serial arithmetic oper-
ations, and almost halves the overall latency by parallelizing the two costly divisions.
Combining this with a data streaming interface, we reduce memory overheads to 2
N-length vectors per N-tridiagonal system to be solved. The Thomas Core allows
for multiple independent tridiagonal systems to be continuously solved in parallel,
providing an efficient and scalable accelerator for many numerical computations. Fi-
nally we present applications for derivatives pricing problems using implicit finite
difference schemes on an FPGA accelerated system and we investigate the use and
limitations of fixed-point arithmetic in our algorithm.
Keywords High-Performance Computing · Parallel Computing · FPGA · Tridiago-
nal Matrix · Derivatives
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1 Introduction
1.1 FPGAs
Field programmable gate arrays (FPGAs) provide an integrated circuit that can be
reconfigured on the fly or ‘in the field’ in the form of a chip. FPGAs provides a
flexible and cost effective way to develop and implement custom hardware designs.
The core component that allows an FPGA to be reconfigurable is a look-up table
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(LUT). A LUT produces one or more outputs as a function of the digital inputs.
These functions are determined when the FPGA is configured and provide the desired
logic controlled via the programmable cells. The other key component that helps to
increase the performance of FPGAs is on-chip block memory (BRAM) which can
provide fast local memory caches. Some FPGA chips offer additional features such
as high speed digital signal processors (DSP) and multipliers. The FPGA chip is then
usually embedded on a circuit board and connected to additional peripherals such
as DDR memory, USB ports, ethernet, PCI express and VGA ports to provide the
complete heterogeneous computing system.
1.2 Finite Difference Schemes and Tridiagonal Systems
Finite difference (FD) schemes are an important tool for solving parabolic partial
differential equations (PDEs) numerically. In financial engineering FD methods are
commonly employed to solve PDEs which model derivatives, such as the famous
Black-Scholes equation (BSE) (Tavella and Randall, 2000).
Finite difference schemes begin by discretising the problem domain into a mesh/grid
over the time interval [0,1], and in basic cases, the asset price interval [0,Smax]. There
are several variations and enhancements, however we now describe the basic implicit
scheme for one dimension. The domain is discretised into N asset price steps and M
time steps, given by:
∆S =
Smax
N
(1)
∆ t =
1
M
(2)
The spatial derivative terms are approximated using central differencing, and the time
derivative using backwards differencing. These discretizations are then substituted
into the PDE to produce the discrete difference equation. For example the BSE gives:
V mn = anV
m−1
n−1 +bnV
m−1
n + cnV
m−1
n+1 (3)
with problem dependant stencil coefficient values an, bn, cn. The resulting system of
equations can be written in matrix form as
AVt−1 = Vt (4)
This matrix inversion problem involves solving for the price vector Vt−1 at the cur-
rent time-step, where the vector V t is known from the previous implicit step. The
coefficient matrix A takes on the banded tridiagonal form shown below:
A =

b0 c0 0 0 0 ...
a1 b1 c1 0 0 ...
0 a2 b2 c2 0 ...
0 0 a3 b3 c3 0 ...
.
.
.
0 ... 0 aN bN

(5)
or more generally written as the matrix inversion problem Ax = y. When pricing
multidimensional derivatives, such as basket options or under stochastic volatility,
another class of finite difference schemes known as alternating-direction-implicit
schemes (Peaceman and Rachford, 1955) may be used. These schemes solve the PDE
in an implicit manner within multiple dimensions. These methods can be computa-
tional challenging as they require solving multiple tridiagonal systems at each time
step, thus significant research efforts have gone into creating fast parallel solvers on
devices such as GPUs (Dang et al, 2010) (Egloff, 2011).
1.3 Thomas Algorithm
Algorithm 1 Thomas Algorithm (a,b,c,y) Pseudo Code
d[0] = b[0]
z[0] = y[0]
for i = 1 to N do
prev = i - 1
li = a[i]/d[prev]
d[i] = b[i]-li*c[prev]
z[i] = y[i] - li*z[prev]
end for
z[N] = z[N]/d[N]
for i = N-1 to 0 do
x[i] = (z[i]-c[i]*x[i+1])/d[i]
end for
return x[i]
The Thomas algorithm (Thomas, 1949) is the simplest method used to solve a
tridiagonal system of equations and is commonly employed on serial devices such
as a CPU. The Thomas algorithm is a specialised case of Gaussian elimination and
can be derived from the LU decomposition of the matrix A. This reduces the system
to the solution of two bi-diagonal systems which can then be solved via Gaussian
elimination. The first system is solved via forward substitution and the second sys-
tem is solved via backward substitution. These two stages will be referred to as the
forward and backward iterations. The Thomas algorithm is given in Algorithm 1, it
Fig. 1 Data dependency graph for the forward iteration of the Thomas algorithm
has a complexity of O(N) and requires a total of 8N arithmetic operations to solve an
N-tridiagonal system.
In parallel computing the Thomas algorithm is usually less favoured compared
to algorithms such as recursive-doubling (Stone, 1973), cyclic-reduction (Hockney,
1965) and parallel cyclic-reduction (Hockney and Jesshope, 1981), while these al-
gorithms have a larger number of arithmetic operations, some of the operations be
can parallelised on devices such as GPUs (Zhang et al, 2010) resulting in an overall
lower algorithmic complexity. With recent increased interest in FPGA acceleration,
attempts have been made to port tridiagonal solvers onto FPGAs (Oliveira et al, 2008;
Warne et al, 2012, 2014; Chatziparaskevas et al, 2012). In this application the sim-
plicity of the Thomas algorithm makes it well suited to the task when compared to
cyclic-reduction which may be too complex for efficient data flow FPGA implemen-
tation.
2 Algorithmic Optimization and Low Level Parallelizm
Figures 1 and 2 depict the data dependency of the Thomas algorithm. We observed
that in the forward iteration there are two separate branches of computation to calculatedn
and zn which suggests a first level of parallelism. A similar approach has been taken
by both Oliveira et al (Oliveira et al, 2008) and Warne et al (Warne et al, 2012). This
optimisation reduces the effective serial arithmetic operations down from 8N to 6N.
The problem with this simple optimisation is that while there is a reduction in se-
rial operations these are all subtractions or multiplications, which are computational
cheap when compared to divisions. Consequently a competitive speed-up over faster
clocking devices such as CPUs may not be obtained (Warne et al, 2012). We thus
introduce a simple algorithmic rearrangement that can allow for the two divisions
from the backwards and forward iterations to be effectively parallelised. Equation 6
shows the factorisation of the backwards iteration calculation where we now treat the
Fig. 2 Data dependency graph for the backwards iteration of the Thomas algorithm
Fig. 3 Data dependency graph for the proposed Thomas algorithm structure optimised for FPGA imple-
mentation.
divisions of zn and cn by dn individually
zn− cnVn+1
dn
=
1
dn
zn− ( 1dn cn)Vn+1. (6)
In a serial implementation this would add an extra division to the total number
of arithmetic operations, which is not usually desirable, but as shown in Figure 3
the data dependence is in fact reduced in this framework. Indeed we can now treat
these two divisions in parallel with each other as well as in parallel with the forward
iteration calculations. This reduces the serial arithmetic operations down from the
original 8N to 5N.
For FPGA implementations this rearranged algorithm has two advantages:
1. Total latency of the algorithm is almost halved by parallelising the two lengthy
divisions.
2. Memory requirements are reduced from the need to save three intermediate data
vectors (c, z and d) to two (c/d and z/d).
2.1 Pipelining
Further to the low level algorithmic optimisations higher level parallelism can be
achieved in two ways: pipelining the data through the computation of the forward and
backward iterations; and pipelining the sets of data between the forward and back-
ward iterations, which has commonly been implemented for multiple CPU versions
to parallelise the Thomas algorithm (Duff and van der Vorst, 1999).
Firstly the computational units themselves can be deeply pipelined, an approach
used by Olivera et al (Oliveira et al, 2008), which allows for multiple independent
tridiagonal systems to be computed in the same iteration cycle. For example, if the
forward iteration computational unit has PF pipeline stages then throughout one iter-
ation it is possible to fill each stage of the pipeline with a computation allowing for
PF independent tridiagonal systems to be computed.
The second type of pipelining is that given a set T of pipelined tridiagonal systems
for either iteration, as discussed above, we can simultaneously compute the forward
and backwards iterations of the two different sets (that the first set has already been
through the forward iterations) independently in one Thomas solver. In (Warne et al,
2014) the authors investigate using OpenCL and Xilinix HLS to build the Thomas
solvers, but do not obtain this level of parallelism due to the complex scheduling
involved for the pipelines. In order to achieve the desired low level control we imple-
mented this design in VHDL.
2.2 Hardware Architecture
The input to the solver core consists of 5 data items a,b,c,y and id where id is the
local identifier of the system to be solved. This acts as a thread identifier and is impor-
tant for addressing the correct memory stacks in the solver. The hardware architecture
consists of four main components: the forward iteration core, the d-divider, the back-
wards iteration core and the stack array. The forward and backward cores contain
the pipelined arithmetic for the stages of the algorithm, and the d-divider consists of
two dividers to carry out the c/d and z/d computations. The stack array is used for
storing the intermediate variables c/d and z/d. A stack can be used due to the nature
of the problem as the backwards iterations first require the last values calculated by
the d-divider, which saves unnecessary complications with memory addressing.
Connecting the forward iterations to the backwards iterations is a queue. This
queue allows the problem index to be passed onto the backwards core for computation
once the forward iterations have finished, this system allows for efficient independent
operation of the forwards and backward iterations. The backwards core checks for
space in the pipeline, and reads in the problem to begin computing if there is space,
otherwise it remains queued.
In addition to the main Thomas algorithm core, the core is placed in a wrapper
allowing for easy usability. The wrapper consists of first-in-first-out (fifo) queues for
the input data and output results, allowing for variable write and read times to and
from the core, as well as the option for floating-point to fixed-point converters for
input data and vice-versa for results.
When changing the arithmetic only the arithmetic cores are changed, and the
architecture remains constant. The only variability with the arithmetic cores is the
pipelining due to the differing latencies, but this is managed via adjustable parameters
within the solver VHDL.
3 Design Analysis
Here we theoretically analyse the performance of the solver for solving multiple in-
dependent tridiagonal systems T = {T N11 ,T N22 , . . . ,T NmM }, where M is the total number
of independent tridiagonal systems to be solved and Nm is the size of the mth system.
The notation is used in this work is as follows:
– T Nmm is the size of the mth tridiagonal system to be solved of size Nm,
– TN is a special case where for all Tm ∈ T, Nm = N,
– CD{+,−,/,×} is the number of clock cycles taken for that arithmetic operation using
data format D,
– CF,B,A is the number of clock cycles taken for a single forwards (F) and back-
wards (B) iteration and administration costs (A).
– f is the clock frequency of the FPGA system.
The number of cycles taken for the iteration stages are:
CF =CD/ +C
D
×+C
D
− (7)
CB =CD×+C
D
++C
D
/ , (8)
where CA is a constant determined by the programming of the algorithm.
To fully harness the power of the pipelined design it is desired that maximal through-
put should be achieved by scheduling groups of independent computations.
Definition 1 The number of computational blocks, B, is defined as the number of
subsets of independent tridiagonal systems to be solved. The set of of blocks given by
B = {bm11 ,bm22 , . . . ,bmBB }, where bmii ⊂ T has size mi such that:
∪Bi=1 bmii = T ∩Bi=1 bmii = /0.
Thus for a given M the time to compute TN is given by:
tTN =
NB(CF +CA)+BC/+NCB+2∑Bb=1(mb−1)
f
. (9)
The partitioning of T into the set of blocks B can be affected by the data transfer
rate rd between the solver and the host system. The rate of computation, rc, of the
Thomas solver is given by:
rc =
5D
f
, (10)
where D is the number of bits used to represent a number in the given format. This
value is the rate at which data can be processed by the Thomas solver, which requires
5 inputs, a,b,c,y and id and can process a row every clock cycle.
The optimal number of blocks B can be obtained if the rate of transfer is quicker
than the rate of computation, i.e. the solver can receive all the 5 values in one clock
cycle or less:
Bopt = floor
(
M
CF
)
, rd ≥ rc (11)
It may be the case that the data transfer rate is slower than the rate of computation
and hence the solver has to be stalled waiting for the data. It is therefore desirable
to compute the maximum number of tridiagonal systems in a block b in the pipeline
without stalling for data. The number of blocks B is given by:
mopt = ceil(
rc
rd
) , rd < rc (12)
B = floor
(
M
mopt
)
(13)
Maximum throughput for the solver can be obtained if the set of tridiagonal systems
to be solved completely fills the pipeline of the solver:
M mod CF = 0 (14)
B> 1. (15)
4 Fixed-Point Arithmetic Analysis
4.1 Numerical Bounds
To maximise performance it may be required that custom data formats are used in
the FPGA design. Fixed-Point arithmetic often provides faster and smaller FPGA
designs, for example (Jin et al, 2012; Tian and Benkrid, 2010), but at the cost of
the loss of some precision in the results and a higher risk of arithmetic overflow.
Therefore it is important to know the range of values the solver is expected to use in
the algorithm to allow for the custom data formats to be optimised for the problem.
The preceding results here require that b(n) is a positive, monotonically increasing
function of the row index, n, i.e. bn < bn+1 and |an| < 1 and |cn| < 1 ∀i ≤ N. These
theorems will be useful later for range bounding the implicit pricing problem. In these
following results the `∞-norm of the set of coefficients a, b or c, denoted by ‖x‖∞, is
used, the value of this norm is the largest absolute value in a set.
Theorem 1 Let A be diagonally dominant by row or columns, and let A have LU
factorisation A = LU. Then ‖d‖∞ ≤ 3‖b‖∞
Proof We use the result that:
|lncn−1|+ |dn| ≤ 3|bn| (16)
see (Higham, 2002, pg.175). Simple rearrangement and the observation that the max-
imum will occur at the maximum absolute value gives the result of Theorem 1
Theorem 2 Let A be diagonal dominant by row, and let A have LU factorisation
A = LU then |dn| > |b0− ‖a‖∞|b0| ‖c‖∞| for every n, providing that b(n) is a positive
monotonically increasing function of the row index, i and ∆b≤ ‖c‖∞.
Proof
d0 = b0 (17)
d1 = b1− a1b0 c0 (18)
b1− ‖a‖∞|b0| ‖c‖∞ ≤ d1 (19)
Under the assumption that b(n) is a positive monotonically increasing function we
have
b0− ‖a‖∞|b0| ‖c‖∞ ≤ b1−
‖a‖∞
|b0| ‖c‖∞ ≤ d1. (20)
Finally for this to hold over all cases it must hold that ‖l‖∞ ≤ ‖a‖∞|b0| , which implies
that:
b0 ≤ b1− ‖a‖∞|b0| ‖c‖∞, (21)
thus for this for hold ∆b≤ ‖c‖∞, given that ‖a‖∞ < |b0|.
Guarantees may be available for more general functions b(n), however Theorem
2 currently suffices for our purposes. A possible approach may investigate under what
conditions a certain sequence b minimises d0.
Theorem 3 Let A is diagonal dominant by row, and let A have LU factorisation A =
LU then ‖l‖∞ < ‖a‖∞|b0− ‖a‖∞|b0 | ‖c‖∞|
< ‖a‖∞|b0| , provided that b(n) is a positive monotonically
increasing function of the row index, n, and ∆b≤ ‖c‖∞.
Proof Using Theorem 2, the maximum value of l must be achieved when the largest
value of a is divided by the smallest value of d.
In fact, although Theorem 1 provides an upper bound for the value of d, using the
previous theorems a tighter more accurate bound can now be defined.
Theorem 4 Let A is diagonal dominant by row, and let A have LU factorisation
A= LU then d ≤ ‖b‖∞+‖l‖∞‖c‖∞, provided that b(n) is a monotonically increasing
function of the row index n.
4.1.1 Bounding the Thomas Algorithm
The first section describes various bounds for the LU decomposition of a matrix. This
forms the basis of the well known Thomas Algorithm used for solving tridiagonal
inversion problems of the form T x = y, where T is a tridiagonal matrix. The first
stage of the algorithm is to apply LU decomposition to the matrix and then solve to
auxiliary equations using forward and backward substitution.
Theorem 5 Let a tridiagonal matrix, T , which is diagonally dominant by row, have
LU factorisation T = LU with ‖l‖∞ < 1. Then solving the first auxiliary equation of
the inversion problem Lz = y with z =Ux, it holds that ‖r‖∞ < ‖y‖∞( 11−‖l‖∞ )
Proof First the term for zN is expanded and using theorem 3 it is possible to replace
the individual li terms with the upper bound ‖l‖∞
‖r‖∞ ≤ |yN |+
N−1
∑
k=1
‖l‖k∞|yk|. (22)
It is then possible to compact the telescopic sum into a geometric sequence, which
has a maximum value when i = N, that is using all of the terms. Given that the index
of the largest y value may not be known a larger bound can be formed by including
this in the geometric sum as the final term.
In fact we can further loosen the bound by assuming that all values are the maximum,
so
‖z‖∞ ≤ |yN |+
N−1
∑
k=1
‖l‖k∞|yk| ≤ ‖y‖∞(1+
N−1
∑
k=1
‖l‖k∞). (23)
Using the formulas for the sum of a geometric sequence the max bound becomes
‖z‖∞ ≤ ‖y‖∞
(
1+
‖l‖∞(1−‖l‖N−1∞ )
1−‖l‖∞
)
, (24)
and finally in the case that ‖l‖∞ < 1 a simpler form using the infinite geometric sum
can be used:
‖y‖∞
(
1+
‖l‖∞(1−‖l‖N−1∞ )
1−‖l‖∞
)
< ‖y‖∞
(
1
1−‖l‖∞
)
(25)
The hardware optimised algorithm presented here requires the calculation of two
additional intermediates cd and
z
d .
Theorem 6 Let T be a tridiagonal matrix which is diagonally dominant by row and
let T have LU factorisation T = LU with ‖l‖∞ < 1 and assume the conditions of
Theorem 2 hold. Then the intermediate values, | cd | ≤ ‖c‖∞|b0| and |
z
d | ≤ ‖z‖∞|b0| .
We can now derive the bounds for the final values as follows.
Theorem 7 Given a tridiagonal matrix T is diagonally dominant by row and let T
have LU factorisation T = LU with ‖l‖∞ < 1, and assume the conditions of Theorem
2 hold, with bn > 1 and cn < 1 for all n≤ N. Then ‖v‖∞ < ‖z‖∞|b0|−1 .
Proof
vN =
z
d
(26)
|vN |< ‖z‖∞|b0| (27)
The recursion begins at vN−1, hence it is possible to see that
|vN−1|< ‖z‖∞|b0| +VN
‖c‖∞
|b0| <
‖z‖∞
|b0| +
‖z‖∞
|b0|
‖c‖∞
|b0| . (28)
Expanding the recursion in this manner the result for a sequence is given by
|vn|<
N−n
∑
i=0
‖c‖i∞‖z‖∞
|b0|i+1 . (29)
Now assuming |b0|> 1 and ‖c‖∞ < 1, the limit of this sequence is given by:
|vn|<
N−n
∑
i=0
‖c‖i∞‖z‖∞
|b0|i+1 <
‖z‖∞
|b0|−1 (30)
Combing the previous theorems it is now possible to define a set of conditions that
can ensure the absolute value of any variable in the algorithm does not exceed a cer-
tain bound. This will prove extremely useful when applying the fixed-point designs
to given problems.
Proposition 1 For a given integer Z > 0 there exists a set of conditions such that
all intermediate variables in the Thomas algorithm can be bounded by Z, given that
b(n) is a positive monotonically increasing function of the row index, and |an| < 1,
|cn|< 1 and |bn|> 1 ∀n≤ N. The following conditions are sufficient.
1. ‖l‖∞ < 1 this implies ‖a‖∞ < |b0|
2. ‖y‖∞ < Z |b0|−‖a‖∞|b0|+1
3. ‖c‖∞ < |b0|
4. ∆b≤ ‖c‖∞
Note that the conditions in Proposition 6.1 are sufficient but may not be necessary.
5 Hardware Implementation
5.1 FPGA Resource Usage
The Thomas Solver hardware was tested using the ZedBoard Xilinx Zynq7020 Eval-
uation Kit. The Zynq7020 is a system-on-chip which consists of two ARM-A9 pro-
cessors connected to Xilinx Artix-7 FPGA fabric, allowing a high-speed interface
between CPU and FPGA. Using the Zynq7020 the system of equations are formu-
lated in floating-point on the ARM-A9 CPU, these are then transferred to the FPGA
via AXI interfaces and solved using the FPGA Thomas solver. The fixed-point re-
sults are then converted back to floating-point and compared to the results for the
same problem solved using floating-point arithmetic.
The results in Table 5.1 have been obtained post-implementation from the Vivado
Design Suite. The base design used has Nmax = 512 with 10 threads (Mmax = 10),
and variable arithmetic. A floating point design and three fixed-point solvers with
the data representation [integer bits, fractional bits] have been tested, 32bit[2,30],
24bit[2,22], 16bit[2,14]. For the arithmetic cores the provided Xilinx base IP cores
have been used, and set to make maximum usage of DSPs, and the Radix-2 divider
algorithm is used as part of the fixed-point divider.
Each of the solver designs has the same magnitude of latency, with the floating-
point design providing the lowest total latency, although the fixed-point designs may
be sped up by using higher radix divider algorithms. The disadvantage of the higher
radix divider algorithms is that the maximum throughput is reduced due to the itera-
tive nature of the algorithms, but this is useful if it is not possible to achieve maximum
throughput of processing one tridiagonal system per clock cycle. The main advantage
Table 1 FPGA resources used for each design and percentages of resources used on the Xilinx Zynq7020.
Arithmetic Format
Floating Fixed[2,30] Fixed[2,22] Fixed[2,14]
Flip-Flops 25721 (24%) 15369 (14%) 17224 (16%) 10711 (10%)
LUT 27204 (51%) 20722 (39%) 16998 (32%) 11894 (22%)
Mem-LUT 10547 (61%) 8683 (50%) 6174 (35%) 4294 (25%)
BRAM 35 (25%) 3 (2%) 3 (2%) 3 (2%)
DSP 6 (3%) 15 (7%) 9 (4%) 6 (3%)
Buft 1 (3%) 1 (3%) 1 (3%) 1 (3%)
Clock 100MHz 200MHz 200MHz 200MHz
Power (W) 1.932 1.827 1.788 1.648 1.568
Table 2 Clock cycle latency for each of the components of the Thomas solver core.
Arithmetic Format
Floating Fixed[2,30] Fixed[2,22] Fixed[2,14]
Div (Radix-2) 28 61 52 36
Multiplier 12 6 6 6
Subtractor 4 2 2 2
Thomas Forward 44 69 60 44
Thomas Backward 16 8 8 8
Administration 3 3 3 3
Table 3 The average time(ms) for computing the solution to tridiagonal systems (N=100) on a desktop
CPU and the implemented FPGA Thomas solver.
Max Throughput Min Throughput
CPU(2.6GHz) 0.020ms(1x) 0.020ms(1x)
Floating 0.0012ms(16x) 0.063ms(0.31x)
Fixed[2,30] 0.00055ms(36x) 0.040ms(0.50x)
Fixed[2,22] 0.00055ms(36x) 0.036ms(0.55x)
Fixed[2,14] 0.00057ms(35x) 0.028ms(0.72x)
of the fixed point solvers is the reduced resource usage, which provides the opportu-
nity to maximise coarse grain parallelism by allowing more solver cores to fit onto
a device and also increasing the maximum number of pipelined tridiagonal systems
each core can solve. As can be expected the amount of memory resources is propor-
tional to the total data width used for the fixed-point designs, whilst the floating-point
solver, although 32bits wide, uses significantly more memory resources (BRAM and
memory LUTs).
5.2 Performance
The latency performance of the solver can be evaluated using Equation 9 once the
implemented FPGA clock speed is known. The floating-point design was only able to
achieve a maximum clock frequency of 100MHz whilst the fixed-point designs where
able to achieve double this at 200MHz. Therefore although the fixed-point designs
may have slightly higher latency in terms of clock cycles, the speed of computation
is considerably faster due to the higher clock rate.
The average time in milliseconds per tridiagonal system is shown in Table 5.2 for
minimum throughput, a single tridiagonal system, and maximum throughput, where
the pipeline is completely full. These results are compared to the average time taken
for a 2.6GHz CPU on a top of the range desktop machine. If the solver was to be used
for single tridiagonal systems the speed is fractionally less than a top of the range
2.6GHz CPU, but this is without taking advantage of the pipelined design. At maxi-
mum throughput it is possible to achieve up to a 36x speed-up and 16x speed-up over
a 2.6GHz CPU for FPGA fixed-point and floating-point designs respectively. In terms
of cost of computing power the basic $200 FPGA board used here can outperform, in
terms of speed, a $1000+ desktop computer, as well as also using considerably less
power. This is due to the deep pipelining and custom data paths possible on an FPGA.
6 Implementation for Implicit Finite Difference Schemes
In this section we evaluate the accuracy of the fixed-point Thomas solvers in the con-
text of options pricing. Pricing options via implicit finite difference methods require
one or a system of several tridiagonal equations to be solved. We solve tridiagonal
systems arising in the implicit finite difference scheme for European options using
the Black-Scholes model.
6.1 Scaling For Fixed-Point Designs
As previously discussed the motivation is to use fixed-point arithmetic because it
results in smaller and faster designs compared to floating-point. The tridiagonal co-
efficients for pricing a European option via implicit finite difference are given by:
an =−(n2σ2−nr)dt
bn = 1+(n2σ2+ r)dt
cn =−(n2σ2+nr)dt
aN = Nrdt
bN = 1− (Nr− r)dt
yn = payoff(Sn)
where y is defined by the initial boundary condition of the problem, in this case the
payoff function of the option.
Observing the coefficients bn > 1 for all i ≤ N, two integer bits will be used
for the fixed-point representation and Z = 2 to ensure no arithmetic overflow. Using
Proposition 1 it is possible to show that the coefficients of implicit Black-Scholes
pricing the algorithm can be bounded so that Z = 2 after applying a basic grid con-
straint to bound coefficient values and an appropriate transformation for the y values
to meet condition 2 of Proposition . This is more formally expressed in Proposition
2.
Proposition 2 Given a Black-Scholes implicit pricing problem, AI , it is possible to
ensure that the supremum of the algorithm i.e. all values calculated in the algorithm,
sup(|AI |) < Z, given the following grid constraint and suitable linear transform on
the problem domain.
dt <
1
σ2N2
(31)
yˆn = f (yn) (32)
f (yn) = ynZ
|b0|−‖a‖∞
(|b0|+1)‖y‖∞ (33)
6.2 Fixed-Point Solver Accuracy
The fixed-point solver designs are tested over a sample of 5000 randomly selected
tridiagonal equations generated by random option pricing problems. The two market
dependant parameters, interest rate r and volatility σ , are randomly chosen for each
option sample to generate a new sample of tridiagonal equations to solve, with r =
U [0.01,0.05], σ =U [0.10,0.30]. The finite difference grid parameters are selected to
meet the constraint in Equation (31) in the case of maximum market parameter values,
which requires dt = 0.001. Finally, to meet the final condition for ‖y‖ a scaling factor
of 0.45Z‖y‖∞ was used, calculated using Equation (33), and to meet this condition the
problem was chosen so that SN = 2 and K = 1.
Table 6.2 gives the expected rounding error for the number of fractional bits used
in the fixed-point design. The expected rounding error ernd(x, f ), where ernd is the
rounding error and f is the number of fractional bits, for rounding a floating-point
number x to a fixed-point representation is given by:
E(ernd(x, f )) =
2 f−1
2
; x ∈U [0,∞]. (34)
We assumed that the rounding error is uniformly distributed white noise (Barnes et al,
1985). If an error obtained is smaller than this value this indicates that the fixed-point
value was rounded to 0, and the actual value is smaller than is possible to represent
in the fixed-point representation. Errors within a similar magnitude as the magnitude
of the expected error indicate that the fixed-point result is on average as accurate as
is possible for the given fixed-point representation.
Figure 6.2 shows the absolute error with respect to the floating point result for the
fixed-point solver using 30 fractional bits. The most striking feature of this plot is how
the error resembles the shape of the payoff function indicating that the magnitude of
the option price plays a role in the error function. A worst case error function has been
derived from the observation that for an option price, V it holds that V < Sn, i.e the
European option price must be at most the asset price due the the effect of the strike.
The maximum error is then a function of the asset price, minimum expected rounding
error and n to take into account error prorogation factors through the iterations
E(Sn) = nSn
2 f−1
2
. (35)
Figures 5 and 6 show the absolute errors for the fixed-point solver with 22 and 14
fractional bits respectively. Both of sets of errors show a shape differing from the one
Fig. 4 Average absolute error over 5000 tridiagonal systems of the fixed-point results using 30 fractional
bits with respect to floating-point results (•). Estimated maximum error bound using equation (35)(×).
Fig. 5 Average absolute error over 5000 tridiagonal systems of the fixed-point results using 22 fractional
bits with respect to floating-point results (•).
Table 4 Comparison of expected rounding error and maximum absolute error from the FPGA implemen-
tation.
Fractional Width
30 22 14
Expected Rounding Error 2.33E-10 5.95E-08 1.52E-05
Maximum FPGA Error 4.06E-08 4.88E-07 1.23E-04
observed for 30 fractional bits, with a peak near the strike price followed by a decent.
However their respective absolute errors with respect to their minimum fractional
resolution are considerably improved, with the largest magnitude of error being of
the same order, this is up to 100 times smaller in magnitude than the error predicted
by equation 35.
These results show that the the fixed-point arithmetic is accurate up to a given
decimal place, after which the accuracy begins to degrade. This explains why the 30
fractional bit errors were considerably larger than the respective minimum fractional
resolution and in contrast to the 22 and 14 fractional bit implementations.
Fig. 6 Average absolute error over 5000 tridiagonal systems of the fixed-point results using 14 fractional
bits with respect to floating-point results.
7 Conclusions and Future Research
In this work we proposed and introduced a prototype design for a high performance
FPGA based tridiagonal solver. Fixed-point designs can be used to minimise resource
usage and obtain higher clock rates compared to floating point designs. When com-
pared to a 2.6GHz CPU on a top of the range desktop it was possible to achieve up
to a 36x speed-up and 16x speed-up for the fixed-point and floating-point designs re-
spectively. When solving large sets of independent tridiagonal system the system can
be linearly scaled up by adding more solver cores onto the FPGA. For the fixed-point
designs the errors introduced in the results due to the limited fractional resolution
was investigated. Overall in the implicit option pricing examples the errors were well
behaved with the maximum for the 22 and 14 bit fractional representations at 10x
that of the expected rounding error, and 50x for 30 fractional bits. In summary, our
method can be further integrated into a larger FPGA based implicit pricing system
to achieve a high speed and low cost solution for accelerating options pricing. Future
work will investigate improving the accuracy whilst trying to retain high clock rates
and low FPGA resource usage by using mixed-precision architectures; for example
computing the forward iterations in 16bit fixed-point and the backward iterations in
32bit floating-point. Following up from the theoretical analysis further work with
affine arithmetic techniques (Fang et al, 2003) it maybe possible to develop a deeper
understanding of the fixed-point error behaviour and propagation in the algorithm.
Advancing from this work it would also be of interest to investigate the performance
of more inherently parallel algorithms such as parallel cyclic reduction on an FPGA.
References
Barnes C, Tran B, Leung S (1985) On the statistics of fixed-point roundoff error.
Acoustics, Speech and Signal Processing, IEEE Transactions on 33(3):595–606
Chatziparaskevas G, Kienhuis B, Walters J (2012) An FPGA-based parallel proces-
sor for Black-Scholes option pricing using finite differences schemes. In: Design,
Automation Test in Europe Conference Exhibition, pp 709–714
Dang DM, Christara C, Jackson K (2010) A parallel implementation on GPUs of ADI
finite difference methods for parabolic PDEs with applications in finance
Duff IS, van der Vorst HA (1999) Developments and trends in the parallel solution of
linear systems. Parallel Computing 25(13 14):1931 – 1970
Egloff D (2011) GPUs in financial computing part III: ADI solvers on GPUs with
application to stochastic volatility. Wilmott mag, March pp 51–53
Fang CF, Rutenbar RA, Chen T (2003) Efficient static analysis of fixed-point error in
DSP applications via affine arithmetic modeling
Higham NJ (2002) Accuracy and stability of numerical algorithms. SIAM
Hockney RW (1965) A fast direct solution of poisson’s equation using fourier analy-
sis. Journal of the ACM 12(1):95–113
Hockney RW, Jesshope CR (1981) Parallel Computers. Adam Hilger
Jin Q, Becker T, Luk W, Thomas D (2012) Optimising explicit finite difference option
pricing for dynamic constant reconfiguration. In: Field Programmable Logic and
Applications (FPL), 2012 22nd International Conference, pp 165–172
Oliveira F, Santos C, Castro F, Alves J (2008) A custom processor for a TDMA
solver in a CFD application. In: Woods R, Compton K, Bouganis C, Diniz P (eds)
Reconfigurable Computing: Architectures, Tools and Applications, Lecture Notes
in Computer Science, vol 4943, Springer Berlin Heidelberg, pp 63–74
Peaceman D, Rachford H Jr (1955) The numerical solution of parabolic and elliptic
differential equations. Journal of the Society for Industrial and Applied Mathemat-
ics 3(1):28–41
Stone HS (1973) An efficient parallel algorithm for the solution of a tridiagonal linear
system of equations. J ACM 20(1):27–38
Tavella D, Randall C (2000) Pricing financial instruments: The finite difference
method. John Wiley & Sons New York
Thomas L (1949) Elliptic problems in linear differential equations over a network.
Watson Sci Lab Report Columbia University, New York
Tian X, Benkrid K (2010) High-performance quasi-monte carlo financial simulation:
FPGA vs. GPP vs. GPU. ACM Transactions on Reconfigurable Technology and
Systems (TRETS) 3(4):26
Warne DJ, Kelson NA, Hayward RF (2012) Solving tridiagonal linear systems using
field programmable gate arrays. In 4th International Conference on Computational
Methods (ICCM2012)
Warne DJ, Kelson NA, Hayward RF (2014) Comparison of high level FPGA hard-
ware design for solving tridiagonal linear systems. Procedia Computer Science
29:95–101
Zhang Y, Cohen J, Owens JD (2010) Fast tridiagonal solvers on the GPU. ACM
Sigplan Notices 45(5):127–136
